学科分类
/ 1
1 个结果
  • 简介:AlowjitterAll-DigitalPhase-LockedLoop(ADPLL)usedasaclockgeneratorisdesigned.TheDigital-ControlledOscillator(DCO)forthisADPLLisaseven-stageringoscillatorwiththedelayofeachstagechangeable.BasedontheImpulseSensitivityFunction(ISF)analysis,aneffectivewayisproposedtoreducetheADPLL'sjitterbythecarefuldesignofthesizesoftheinvertersusedintheDCOwithasimplearchitectureotherthanacomplexone.TheADPLLisimplementedina0.18μmCMOSprocesswith1.8Vsupplyvoltage,occupies0.046mm2ofon-chiparea.Accordingtothemeasuredresults,theADPLLcanoperatefrom108MHzto304MHz,andthepeak-to-peakjitteris139pswhentheDCO'soutputfrequencyis188MHz.

  • 标签: 全数字锁相环 数字控制振荡器 脉冲灵敏度函数 热噪声 速度偏差