简介:AlowjitterAll-DigitalPhase-LockedLoop(ADPLL)usedasaclockgeneratorisdesigned.TheDigital-ControlledOscillator(DCO)forthisADPLLisaseven-stageringoscillatorwiththedelayofeachstagechangeable.BasedontheImpulseSensitivityFunction(ISF)analysis,aneffectivewayisproposedtoreducetheADPLL'sjitterbythecarefuldesignofthesizesoftheinvertersusedintheDCOwithasimplearchitectureotherthanacomplexone.TheADPLLisimplementedina0.18μmCMOSprocesswith1.8Vsupplyvoltage,occupies0.046mm2ofon-chiparea.Accordingtothemeasuredresults,theADPLLcanoperatefrom108MHzto304MHz,andthepeak-to-peakjitteris139pswhentheDCO'soutputfrequencyis188MHz.