摘要
Thispapermakesareviewofstate-of-theartsdesignsofsuccessive-approximationregisteranalog-to-digitalconverters(SARADCs).Methodsandtechniquespecificationsarecollectedinviewofinnovativeideas.Attheendofthispaper,adesignexampleisgiventoillustratetheproceduretodesignanSARADC.Anewmethod,whichextendsthewidthoftheinternalclock,isalsoproposedtofacilitatedifferentsamplingfrequencies,whichprovidesmoretimeforthedigital-to-analogconvert(DAC)andcomparatortosettle.The10bitADCissimulatedin0.13mCMOSprocesstechnology.Thesignal-to-noiseanddistortionratio(SNDR)is54.41dBata10MHzinputwitha50MS/ssamplingrate,andthepoweris330W.
出版日期
2013年04月14日(中国期刊网平台首次上网日期,不代表论文的发表时间)